This book gives a comprehensive description of the architecture of microprocessors from simple in-order short pipeline designs to out-of-order superscalars. It discusses topics such as – the policies and mechanisms needed for out-of-order processing such as register renaming, reservation stations, and reorder buffers – optimizations for high performance such as branch predictors, instruction scheduling, and load-store speculations – design choices and enhancements to tolerate latency in the cache hierarchy of single and multiple processors – state-of-the-art multithreading and multiprocessing emphasizing single chip implementations Topics are presented as conceptual ideas, with metrics to assess the performance impact, if appropriate, and examples of realization. The emphasis is on how things work at a black box and algorithmic level. The author also provides sufficient detail at the register transfer level so that readers can appreciate how design features enhance performance as well as complexity.Read more
- Describes how components of a microprocessor work at a black box and algorithmic level often using pseudo-code
- Has current and historical examples drawn from commercial systems (in side-bars) and research projects
- Consistently presents topics from conceptual ideas to alternate ways of implementation providing performance metrics whenever possible
Reviews & endorsements
"Professor Baer has developed an extremely appropriate and timely textbook for computer architecture, with a focus on how processors work, and how select micro-architectural features work. He is an excellent teacher, and has effectively presented and explained the concepts. The text covers all the major subjects necessary for a semester-long course in computer architecture."
Patrick Crowley, Washington University in St. LouisSee more reviews
"Overall, I believe that the book will serve as a useful textbook for explaining concepts related to the architecture of microprocessors to undergraduate and graduate students."
S. V. Nagaraj, Computing Reviews
Not yet reviewed
Be the first to review
Review was not posted due to profanity×
- Date Published: December 2009
- format: Hardback
- isbn: 9780521769921
- length: 382 pages
- dimensions: 257 x 180 x 25 mm
- weight: 0.84kg
- contains: 104 b/w illus. 20 tables 117 exercises
- availability: Available
Table of Contents
2. The basics
3. Superscalar processors
4. Front-end: branch prediction, instruction fetching, and register renaming
5. Back-end: instruction scheduling, memory access instructions, and clusters
6. The cache hierarchy
8. Multithreading and (chip) multiprocessors
9. Current limitations and future challenges.
Find resources associated with this titleYour search for '' returned .
Type Name Unlocked * Format Size
This title is supported by one or more locked resources. Access to locked resources is granted exclusively by Cambridge University Press to instructors whose faculty status has been verified. To gain access to locked resources, instructors should sign in to or register for a Cambridge user account.
Please use locked resources responsibly and exercise your professional discretion when choosing how you share these materials with your students. Other instructors may wish to use locked resources for assessment purposes and their usefulness is undermined when the source files (for example, solution manuals or test banks) are shared online or via social networks.
Supplementary resources are subject to copyright. Instructors are permitted to view, print or download these resources for use in their teaching, but may not change them or use them for commercial gain.
If you are having problems accessing these resources please contact firstname.lastname@example.org.
Instructors have used or reviewed this title for the following courses
- Computer Architecture lll
- Computer Design
- Computer Systems Architecture
- Microprocessor Architecture
Sorry, this resource is locked