Skip to content
Register Sign in Wishlist
Testing of Digital Systems

Testing of Digital Systems


  • Authors:
  • N. K. Jha, Princeton University, New Jersey
  • S. Gupta, University of Southern California
  • Date Published: May 2003
  • availability: Available
  • format: Hardback
  • isbn: 9780521773560

£ 117.99

Add to cart Add to wishlist

Other available formats:

Looking for an inspection copy?

This title is not currently available on inspection

Product filter button
About the Authors
  • Device testing represents the single largest manufacturing expense in the semiconductor industry, costing over $40 billion a year. The most comprehensive and wide ranging book of its kind, Testing of Digital Systems covers everything you need to know about this vitally important subject. Starting right from the basics, the authors take the reader through automatic test pattern generation, design for testability and built-in self-test of digital circuits before moving on to more advanced topics such as IDDQ testing, functional testing, delay fault testing, memory testing, and fault diagnosis. The book includes detailed treatment of the latest techniques including test generation for various fault models, discussion of testing techniques at different levels of integrated circuit hierarchy and a chapter on system-on-a-chip test synthesis. Written for students and engineers, it is both an excellent senior/graduate level textbook and a valuable reference.

    • Most comprehensive book yet on digital systems testing
    • Covers all the latest techniques
    • Includes System-on-a-Chip testing
    Read more

    Customer reviews

    Not yet reviewed

    Be the first to review

    Review was not posted due to profanity


    , create a review

    (If you're not , sign out)

    Please enter the right captcha value
    Please enter a star rating.
    Your review must be a minimum of 12 words.

    How do you rate this item?


    Product details

    • Date Published: May 2003
    • format: Hardback
    • isbn: 9780521773560
    • length: 1016 pages
    • dimensions: 256 x 180 x 49 mm
    • weight: 2.185kg
    • contains: 90 tables
    • availability: Available
  • Table of Contents

    1. Introduction
    2. Fault models
    3. Combinational logic and fault simulation
    4. Test generation for combinational circuits
    5. Sequential ATPG
    6. IDDQ testing
    7. Functional testing
    8. Delay fault testing
    9. CMOS testing
    10. Fault diagnosis
    11. Design for testability
    12. Built-in self-test
    13. Synthesis for testability
    14. Memory testing
    15. High-level test synthesis
    16. System-on-a-chip testing

  • Resources for

    Testing of Digital Systems

    N. K. Jha, S. Gupta

    General Resources

    Lecturer Resources

    Find resources associated with this title

    Type Name Unlocked * Format Size

    Showing of

    Back to top

    This title is supported by one or more locked resources. Access to locked resources is granted exclusively by Cambridge University Press to lecturers whose faculty status has been verified. To gain access to locked resources, lecturers should sign in to or register for a Cambridge user account.

    Please use locked resources responsibly and exercise your professional discretion when choosing how you share these materials with your students. Other lecturers may wish to use locked resources for assessment purposes and their usefulness is undermined when the source files (for example, solution manuals or test banks) are shared online or via social networks.

    Supplementary resources are subject to copyright. Lecturers are permitted to view, print or download these resources for use in their teaching, but may not change them or use them for commercial gain.

    If you are having problems accessing these resources please contact

  • Instructors have used or reviewed this title for the following courses

    • Senior Design Project
    • Testing and Testable Design
    • Testing of Digital Systems
  • Authors

    N. K. Jha, Princeton University, New Jersey
    Niraj Jha is Professor of Electrical Engineering at Princeton University and head of the Center of Embedded System-on-a-Chip Design, where his current research is focussed on the synthesis and testing of these devices. He is a fellow of IEEE, associate editor of IEEE Transactions on VLSI Systems and The Journal of Electronic Testing: Theory and Applications (JETTA) and a recipient of the AT&T Foundation award and the NEC preceptorship award for research excellence.

    S. Gupta, University of Southern California
    Sandeep Gupta is an Associate Professor in the Department of Electrical Engineering at the University of Southern California, USA. He is Co-Director of the M.S. Program in VLSI Design, with research interests in the area of VLSI testing and design. He is a member of the IEEE.

Sign In

Please sign in to access your account


Not already registered? Create an account now. ×

Sorry, this resource is locked

Please register or sign in to request access. If you are having problems accessing these resources please email

Register Sign in
Please note that this file is password protected. You will be asked to input your password on the next screen.

» Proceed

You are now leaving the Cambridge University Press website. Your eBook purchase and download will be completed by our partner Please see the permission section of the catalogue page for details of the print & copy limits on our eBooks.

Continue ×

Continue ×

Continue ×

Find content that relates to you

Join us online

This site uses cookies to improve your experience. Read more Close

Are you sure you want to delete your account?

This cannot be undone.


Thank you for your feedback which will help us improve our service.

If you requested a response, we will make sure to get back to you shortly.

Please fill in the required fields in your feedback submission.