Skip to content
Register Sign in Wishlist

Parallel Computer Organization and Design


  • Date Published: August 2012
  • availability: Available
  • format: Hardback
  • isbn: 9780521886758

$ 99.99

Add to cart Add to wishlist

Other available formats:

Request inspection copy

Lecturers may request a copy of this title for inspection

Product filter button
About the Authors
  • Teaching fundamental design concepts and the challenges of emerging technology, this textbook prepares students for a career designing the computer systems of the future. In-depth coverage of complexity, power, reliability and performance, coupled with treatment of parallelism at all levels, including ILP and TLP, provides the state-of-the-art training that students need. The whole gamut of parallel architecture design options is explained, from core microarchitecture to chip multiprocessors to large-scale multiprocessor systems. All the chapters are self-contained, yet concise enough that the material can be taught in a single semester, making it perfect for use in senior undergraduate and graduate computer architecture courses. The book is also teeming with practical examples to aid the learning process, showing concrete applications of definitions. With simple models and codes used throughout, all material is made open to a broad range of computer engineering/science students with only a basic knowledge of hardware and software.

    • In-depth coverage of key design issues: complexity, power and reliability, as well as performance
    • Covers core microarchitecture, chip multiprocessors and large-scale multiprocessor systems
    • Contains many examples and end-of-chapter problems, with a solutions manual and lecture slides available online
    Read more

    Reviews & endorsements

    '… an excellent tutorial of computer architecture fundamentals from the basic technology via processor and memory architecture to chip multiprocessors … an excellent instructive book worth using.' Uri Weiser, Technion

    '… an excellent textbook which can serve both as an introduction to multi-core and parallel architectures, as well as a reference for engineers and researchers.' Olivier Temam, INRIA, France

    '… fills an urgent need for a comprehensive and authoritative yet approachable tutorial and reference text for advanced computer architecture topics. All of the key principles and concepts covered in Wisconsin's three-course computer architecture sequence are addressed in a well-organized, thoughtful, and pedagogically appealing manner, without overwhelming the reader with distracting trivia or an excess of quantitative data … the final chapter on quantitative evaluation - a true gem! - is a unique and valuable asset that will clearly set this book apart from its competition.' Mikko Lipasti, University of Wisconsin, Madison

    'Its content is rich, coherent and clear. Its questions are crafted to stimulate creative thinking. I recommend the book as a must read to all graduate students and young researchers and engineers designing computers.' Lixin Zhang, Institute of Computing Technology, Chinese Academy of Sciences

    'This is a perfect text for a one semester graduate course.' Lawrence Rauchwerger, Texas A&M University

    'It is the best of today's books on the subject, and I plan to use it in my class. It is an up-to-date picture of parallel computing that is written in a style that is clear and accessible.' Trevor Mudge, University of Michigan

    'I want to particularly stress the uniquely clear way in which the authors explain the hardest among these topics: coherence, synchronization, and memory consistency.' Manolis Katevenis, University of Crete and Head of the Computer Architecture and VLSI Systems Laboratory, FORTH-ICS

    'An excellent book in an area that has long cried out for tutorial material - it will be an indispensable resource to students and educators in parallel computer architecture.' Josep Torrellas, University of Illinois

    See more reviews

    Customer reviews

    Not yet reviewed

    Be the first to review

    Review was not posted due to profanity


    , create a review

    (If you're not , sign out)

    Please enter the right captcha value
    Please enter a star rating.
    Your review must be a minimum of 12 words.

    How do you rate this item?


    Product details

    • Date Published: August 2012
    • format: Hardback
    • isbn: 9780521886758
    • length: 562 pages
    • dimensions: 252 x 192 x 29 mm
    • weight: 1.3kg
    • contains: 206 b/w illus. 49 tables 95 exercises
    • availability: Available
  • Table of Contents

    1. Introduction
    2. Impact of technology
    3. Processor microarchitecture
    4. Memory hierarchies
    5. Multiprocessor systems
    6. Interconnection networks
    7. Coherence, synchronization, and memory consistency
    8. Chip multiprocessors
    9. Quantitative evaluations.

  • Resources for

    Parallel Computer Organization and Design

    Michel Dubois, Murali Annavaram, Per Stenström

    Lecturer Resources

    Find resources associated with this title

    Type Name Unlocked * Format Size

    Showing of

    Back to top

    This title is supported by one or more locked resources. Access to locked resources is granted exclusively by Cambridge University Press to lecturers whose faculty status has been verified. To gain access to locked resources, lecturers should sign in to or register for a Cambridge user account.

    Please use locked resources responsibly and exercise your professional discretion when choosing how you share these materials with your students. Other lecturers may wish to use locked resources for assessment purposes and their usefulness is undermined when the source files (for example, solution manuals or test banks) are shared online or via social networks.

    Supplementary resources are subject to copyright. Lecturers are permitted to view, print or download these resources for use in their teaching, but may not change them or use them for commercial gain.

    If you are having problems accessing these resources please contact

  • Instructors have used or reviewed this title for the following courses

    • Advanced Computer Architecture l
    • Advanced Computer Architecture ll
    • Advanced Computer Systems
    • Advanced DSP
    • Advanced Topics in Computer Architecture
    • Architectural Concepts ll
    • Comcurrent and Distrubuted Processing
    • Computer Architecture
    • Computer Architectures
    • Computer Organization
    • Computer Systems Org. & Architecture
    • High Performance Computing for Scientific and Engineering Applications
    • Introduction to Parallel Processing
    • Microprocessor system design
    • Multicore Programming and Architecture
    • Multiprocessor Architecture
    • Parallel Computer Organization
    • Parallel Computer Systems
    • Parallel Computing I
    • Parallel Processing
    • Principles of Computer Architecture
  • Authors

    Michel Dubois, University of Southern California
    Michel Dubois is a Professor in the Ming Hsieh Department of Electrical Engineering at the University of Southern California (USC) and part of the Computer Engineering Directorate. Before joining USC in 1984, he was a research engineer at the Central Research Laboratory of Thomson-CSF in Orsay, France. He has published more than 150 technical papers on computer architecture and edited two books. He is a Fellow of the IEEE and of the ACM.

    Murali Annavaram, University of Southern California
    Murali Annavaram is an Assistant Professor and Robert G. and Mary G. Lane Early Career Chair in the Ming Hsieh Department of Electrical Engineering at the University of Southern California, and part of the Computer Engineering Directorate, where he has developed and taught advanced computer architecture courses. Prior to USC, he spent six years at Intel researching various aspects of future CMP designs.

    Per Stenström, Chalmers University of Technology, Gothenberg
    Per Stenström is a Professor of Computer Engineering at Chalmers University of Technology, Sweden. He has published two textbooks and over 100 technical papers. He has been a visiting scientist at Carnegie-Mellon University, Stanford University and the University of Southern California, and also was engaged in research at Sun Microsystems on its chip-multithreading technology. He is a Fellow of the IEEE and of the ACM and is a member of the Royal Swedish Academy of Engineering Sciences and the Academia Europaea.

Sign In

Please sign in to access your account


Not already registered? Create an account now. ×

Sorry, this resource is locked

Please register or sign in to request access. If you are having problems accessing these resources please email

Register Sign in
Please note that this file is password protected. You will be asked to input your password on the next screen.

» Proceed

You are now leaving the Cambridge University Press website. Your eBook purchase and download will be completed by our partner Please see the permission section of the catalogue page for details of the print & copy limits on our eBooks.

Continue ×

Continue ×

Continue ×

Find content that relates to you

Join us online

This site uses cookies to improve your experience. Read more Close

Are you sure you want to delete your account?

This cannot be undone.


Thank you for your feedback which will help us improve our service.

If you requested a response, we will make sure to get back to you shortly.

Please fill in the required fields in your feedback submission.